Minimum qualifications:
Bachelor's degree in Electrical Engineering, Mechanical Engineering, Materials Science, Chemical Engineering, a related field, or equivalent practical experience.
8 years of experience with analog mixed signal IP.
Experience in architecting SOC clocking, designing PLL, or ADC (analog to digital converter) A/D converters.
Preferred qualifications:
Experience in working with or managing silicon IP vendors.
Experience in co-architecting a SOC with AMS IP such as PLL to optimize PPA.
Experience working cross-functionally with domain experts from architecture, design, power.
Knowledge of glitch, droop detectors, PVT monitors and sensors.
Knowledge of PCIe, USB, or LPDDR protocols.
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.In this role, you will be the technical expert responsible for SOW closure, ensuring the specifications and milestones fit the product priorities and schedule. They will work with the team to provide specs to build flows for proper quality checks and IP intake.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.The US base salary range for this full-time position is $150,000-$223,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google (https://careers.google.com/benefits/) .
Map the IP ecosystem, plan, and anticipate future AMS IP product requirements.
Work with Architecture, Product Management, Design and SOC IP Integration, and IP QA leads to ensure future product quality.
Work closely with IP vendors to identify new features, negotiate schedules, influence vendor IP portfolio to maximize Google product differentiation. Drive SOW and ECOs, change and version controls, and develop IP QA checklists and guidelines.
Ensure that the IPs are meeting our DFx, DV, software, testing, and characterization requirements by defining and specifying deliverable requirements for analog IP.
Manage vendor execution, delivery, schedules and issue resolution, lead executive escalation and internal status reviews.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCPEEOPost.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.
